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Here, a soft switched three-level boost converter with high voltage gain is proposed which
is suitable for high step-up applications with wide output power range. In this converter,
a ZVT auxiliary circuit is used which provides soft switching in a wide range of output
power independent of load variation. Utilizing coupled-inductors with one magnetic core
removes extra auxiliary core in the soft switching circuit and provides high voltage gain
in conjunction with size reduction. Also, the secondary and tertiary leakage inductances
of the coupled-inductors minimize the reverse recovery problem of the output diodes.
Due to its three-level structure, it has very low voltage stress over semiconductor elements
in comparison to the existing interleaved structures, resulting in using MOSFETs with
low on-resistance and thus lower conduction losses and cost. Operating modes as well as
analytical analysis of the proposed converter are discussed. Finally, in order to validate the
proposed converter performance, experimental results from a 200-W laboratory prototype
are presented.
1 INTRODUCTION
Nowadays, global warming and its impact on environment are
turned into a major concern for human beings. Burning fossil
fuels to generate energy is known as the main reason for global
warming issue. On the other hand, fossil fuel resources are
finite, which should be saved for the next generations. There-
fore, using renewable energy sources such as photovoltaic (PV)
energy is exigent. However, the output voltage of PV panels
is relatively low, which cannot satisfy the high voltage DC-link
requirements for grid-connected inverters. Connecting several
PV panels in series is one solution, which has a number of prob-
lems such as module mismatch and shading effect especially for
low and medium power applications [1, 2]. The alternative solu-
tion is using high step-up DC-DC converters to increase the low
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output voltage of PV panels. Other applications of high step-
up DC–DC converters are fuel cells, batteries, ultra-capacitors
used in motor drives, uninterruptible power supplies (UPS), and
electric vehicles (EV) [3–5]. A diagram illustrating the usage of
high step-up dc-dc converters in renewable-energy-based appli-
cations can be observed in Figure 1.
The conventional boost converter is a basic step-up struc-
ture, which cannot be employed in high voltage applications
because of its low voltage gain, low efficiency, and high switch
voltage stress [4]. One solution to reduce the voltage stress of
the boost converter is using a three-level boost structure using
two switches. The schematic of the conventional three-level
boost converter is presented in Figure 2. The voltage stress
is halved over each switch, enabling the usage of MOSFETs
with lower drain-to-source on-resistance (Rds(on)) and lower
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FIGURE 1 Diagram of a grid connected renewable energy system
FIGURE 2 Conventional three level boost structure. (a) Hard switching
(b) soft switched with ZVT circuit in [10]
conduction loss of the converter. Another two-switch struc-
ture based on a boost converter is interleaved boost using two
switches and two extra input inductors. In this structure, the
input current is divided between switches and thus the cur-
rent stress of switches is halved [3, 6]. The voltage stress of
switches in the interleaved boost structure is two times its three-
level counterpart just like the conventional boost converter. The
main issue for both three-level boost converter and interleaved
boost circuit is that their voltage gain is equal to the conven-
tional boost converter and they still cannot be used for high
step-up applications. Additionally, their hard switching opera-
tion reduces their usage in high-frequency applications due to
high switching loss.
To increase the voltage gain of the boost converter and
their derivatives, different methods like coupled-inductors
and voltage multiplying cells are presented which can prevent
converters from operating with high duty cycles [7]. In [8–10],
different three-level high step-up boost converters and in
[11–15], interleaved high step-up boost structures based on
the abovementioned step-up methods are introduced. In [9], a
coupled-inductor based three-level converter is introduced, the
voltage gain is a bit higher than the conventional three-level and
both switches have low voltage stress, however, diode reverse
recovery losses considerably degrade the efficiency. Same prob-
lems exist in [8] along with using four power switches which
degrades the power density and cost. In [11, 12] interleaved
high step-up converters using coupled inductors and voltage
multiplying cells are introduced. Although in these converters
the voltage gain is high, hard switching operation degrades the
efficiency.
To improve the efficiency of DC–DC converters and reduce
switching losses, different soft-switching methods are intro-
duced including lossless snubbers [17–19], active clamp cir-
cuits [20–23], zero voltage/zero current transition (ZVT/ZCT)
methods [10, 13–15] and resonant converters [24, 25]. Among
these methods, ZVT converters benefit from load-independent
soft-switching condition. Likewise, unlike resonant convert-
ers, the ZVT converters operate with constant frequency and
optimum design of the magnetic components of LC filter is
achieved, which is the benefit of pulse width modulation (PWM)
converters [24].
In [16–19], interleaved converters employing lossless snub-
bers are proposed. In the lossless snubbers-based structures,
the main switches turn on under ZCS condition, which has
high capacitive turn-on loss (Eoss). For the interleaved structure
in [16] which uses lossless passive snubber, the voltage gain is
increased by diode-capacitor voltage multiplying cells. However,
it suffers from reverse recovery losses and a complex structure
with the large number of components. In [23, 26], high voltage
gain three-level boost converters with active clamp soft switch-
ing circuits are proposed. The main limitation of these convert-
ers is that they cannot provide soft-switching condition at the
wide range of output load. Also, the converter in [26] uses four
active switches and a complex control circuit. In [23], an active
clamp interleaved converter is proposed which suffers from
the high number of components including four power switches
and three magnetic cores, plus losing soft switching at light
loads.
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By using ZVT cells, load-independent soft-switching condi-
tion is achieved in [10] for the conventional three-level boost
converter (Figure 2) and its conventional interleaved counter-
part in [6], which both have a voltage gain equal to the con-
ventional boost converter. In the ZVT interleaved converter in
[14], the voltage gain is improved by employing coupled induc-
tors. However, three magnetic cores are required and the struc-
ture is complex due to the larger number of elements used. In
[15], the presented ZVT interleaved converter employs two cou-
pled inductors and voltage multiplying cells to increase the volt-
age gain. Nevertheless, the required four power switches and
two magnetic cores complicate the structure. In the interleaved
topology in [13], two extra ZVT cells are employed which have
lots of components including two extra inductors, four capaci-
tors, and two extra switches which results in a high amount of
conduction losses and low power density. Note that, the only
three-level boost converter which is proposed based on ZVT
soft-switching structure is the converter in [10] and as men-
tioned earlier it has voltage gain equal to the conventional boost
converter and cannot be used for high step-up applications.
More importantly, the employed ZVT auxiliary cell in this con-
verter has a very high number of components composed of two
extra switches, four diodes, and an extra auxiliary magnetic ele-
ment Figure 2.
Here, a new soft-switching three-level boost converter for
high voltage gain applications is proposed, which can provide
soft-switching conditions in a wide range of output power,
independent of load variations for all semiconductor elements.
The three-level structure, which provides converter’s switches
with low voltage stress, enables using MOSFETs having low
Rds(on) and thus low conduction losses. Unlike soft switched
three-level converter in [10] and also ZVT interleaved con-
verters in [6, 13–15], the proposed converter uses only one
magnetic core by removing the extra core of the resonant
inductor in the ZVT cell. This results in reducing the converter
size and cost. In this structure, most of the diodes conduct
very low current and their losses are not so high to degrade
the total efficiency. By providing soft-switching conditions for
all semiconductor devices, the reverse recovery and switching
losses are alleviated and high efficiency is achieved. Also, the
output diode benefits from very low voltage stress which
allows using a diode with low reverse recovery and low forward
voltage.
Features of the proposed converter can be highlighted as
below:
∙ Very low voltage stress across semiconductor elements
∙ ZVS soft switching condition for the main and auxiliary
switch
∙ Using coupled inductor and switched capacitor to increase
the voltage conversion ratio
∙ Recycling the leakage inductance energy to the output
∙ Using only a single magnetic core and reduced size and vol-
ume
∙ Alleviating the reverse recovery losses of the output diodes
and efficiency improvement
The paper organization is as follows. In Section 2, the pro-
posed converter topology along with operational principles are
discussed. In Section 3, design considerations such as voltage
gain expression, selection of elements, and the soft-switching
condition are presented. Finally, experimental results of the
implemented laboratory prototype and conclusion are provided
in Sections 4 and 5, respectively.
2 OPERATING PRINCIPLES OF THE
PROPOSED CONVERTER
The circuit diagram of the proposed high step-up three-level
boost converter is shown in Figure 3. The proposed converter
consists of three active switches S1, S2, and SA, seven diodes D1
to D6 and DA, and four inductors L1, L2, L3, and LA which are
coupled together with one magnetic core. The proposed circuit
also has two snubber capacitors CS1 and CS2, two passive clamp
capacitors C1 and C2, two switched capacitors C3 and C4, and
two output capacitors CO1 and CO2. As illustrated in Figure 3,
coupled inductors are modelled by a magnetizing inductance
Lm and leakage inductances Llk1, Llk2, Llk3, and LlkA plus
an ideal transformer with turns-ratio n1, n2, n3, and nA. The
magnetizing inductance current is assumed to be constant
current ILm.
There are sixteen operation modes in one switching cycle;
however, since circuit operation for both main switches S1
and S2 is symmetrical, only the first eight modes related to
S1 are examined. The key waveforms of the proposed con-
verter are shown in Figure 4 and the equivalent circuit for
each operating interval is illustrated in Figure 5. For sim-
plifying the circuit analysis, the following assumptions are
made:
Gating pulses of the main switches S1 and S2 are the
same as the conventional three-level boost converter with duty
cycles > 0.5.
∙ All the semiconductor devices and passive elements are
ideal
∙ The magnetizing inductance is large enough so its current rip-
ple can be ignored
∙ The output capacitors CO1 and CO2, snubber capacitors
CS1 and CS2, and the magnetizing inductance Lm are large
enough such that their voltage and current ripples can be
neglected.
∙ The output capacitors CO1 and CO2 are equal.
∙ Capacitors CS1 and CS2 are equal
∙ The two leakage inductances Llk2 and Llk3 are integrated
into Llk1.
Mode 1 [t0–t1] (Figure 5): In this mode, both main switches
S1 and S2 are conducting and energy is stored in magnetizing
inductance of the coupled-inductors. Simultaneously, capacitor
C1 is discharged through diode D6 and its energy is transferred
to C4. All other diodes plus axillary switch SA are off and CO1
and CO2 supply the output energy. The current equations of
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FIGURE 3 The proposed soft-switched three-level boost converter. (a) Schematic (b) equivalent circuit
the leakage inductance Llk1 and magnetizing inductance Lm are
calculated by:





(t − t0) (1)
iLm (t ) = iLm (t0) +
VC 4 −VC 1
n.Lm
(t − t0) (2)
The time duration of this mode is expressed by:
Δt1 = t1 − t0 =
(2D − 1) T
2
(3)
Where T is the switching period and D is the duty cycle of the
main switches S1 and S2.
Mode 2 [t1–t2] (Figure 5): At t1, switch S1 is turned off while
switch S2 and diode D6 are still conducting. There is a resonance
between Llk1, Lm, and CS1. Since CS1 is small, the voltage incre-
ment of CS1 can be considered linear. As a result, S1 is turned
off under zero voltage condition (ZVS). This mode ends when
the voltage of CS1 reaches VC1. The voltage across CS1 and time
interval of this mode are achieved as:
VCS1 (t ) =
iLlk1 (t1)
CS1
(t − t1) (4)




Mode 3 [t2–t3] (Figure 5): When the voltage across S1 reaches
VC1, diode D1 is turned on and the voltage across S1 is clamped
to VC1 level. Therefore, the energy of the leakage inductance
Llk1 is absorbed by the clamp capacitor C1 and voltage spikes
across the main switch S1 are eliminated. Simultaneously, by
decreasing the current of leakage inductance Llk1, diode D4
starts to conduct and energy of the magnetizing inductance is
transferred to the output. The current of Llk1 decreases linearly
and this mode ends when diode D6 turns off.
iLlk1 (t ) = iLlk1 (t2) +





(t − t2) (6)




Δt3 = t3 − t2 =
Llk1 (iLm − iLlk1 (t2))





Mode 4 [t3–t4] (Figure 5): In this mode, D6 is off and
input energy is transferred to the output. Also, D1 current
reduces linearly to reach zero at t4. At the end of this, ILk1
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iLlk1 (t ) = iLlk1 (t3) −
n1
n2
(VL2) +VC 1 −Vin
Llk1
(t − t3) (9)






















Mode 5 [t4–t5] (Figure 5): In this mode, D1 is off and the
input energy is still transferred to the output through D4. The
current of Llk1 is equal to the secondary side current of coupled
inductor L2 which can be calculated as Equation (9) by using
Kirchhoff’s Current Law (KCL).






Δt5 = t5 − t4 = (1 − D) T − (Δt4 + Δt3 + Δt2 + td ) (13)
In which td is the delay between switch S1 and the auxiliary
switch.
Mode 6 [t5–t6] (Figure 5): This mode starts when the axil-
lary switch SA is turned on under ZCS due to the series leakage
inductance LlkA. As the current in the axillary branch increases,
the current through D4 decreases. In this mode, CS1 voltage is
considered almost constant. This mode ends when the current
through D4 reaches zero.
nAiA + n2 iL2 = n1 (ILm − iLlk1) (14)








(t − t5) (15)

















(t − t5) (16)




In which, VX is: Vin +VC 3 −
VO
2
Mode 7 [t6–t7] (Figure 5): In this mode, CS1 starts to dis-
charge through LlkA. To simplify the analysis, it is assumed that
LlkA current is almost constant, so the voltage of CS1 decreases
linearly. At the end of this mode, CS1 reaches zero and DS1 starts
to conduct. The time duration of this mode is:
VCS1 (t ) = −
iLlk1 (t5)
CS1
(t − t6) (18)















(t − t7) (20)
Mode 8 [t7–t8] (Figure 4): At the beginning of this mode, S1
turns on under ZVS condition. In this mode, the axillary switch
current iSA reaches zero. Consequently, switch SA and diode DA
are turned off under ZCS and the input current flows through
S1 and S2. As the time duration of mode 8 is too short, it can be
neglected.
By the end of this mode, the circuit enters the next eight
modes which are complementary with the eight abovemen-
tioned modes. In the description of the next eight modes,
diodes D1, D4,D6 and the switch S1 should be replaced by
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FIGURE 5 Correspondent circuit of the proposed converter associated with switch S
D2, D5,D3, and switch S2, respectively and the same operating
modes will occur.
3 ANALYSIS OF THE PROPOSED
CONVERTER
In this section, design considerations of the proposed converter
such as voltage gain, voltage stress of the semiconductor ele-
ments, and ZVS range of switches are discussed. Additionally,
the performance of the proposed converter is compared with
other three-level high step-up converters. Since the duration of
modes 2 and 7 are too short in comparison to the other operat-
ing modes, these two modes can be neglected.
3.1 Conversion ratio
The proposed converter stores energy in the magnetizing
inductance of the coupled inductors and switched capacitors
when both main switches S1 and S2 are on and then trans-
fers the energy to the output when one of the switches is
turned off. Therefore, the operating duty cycle of the con-
verter should be higher than 0.5. Since the circuit is symmetrical,
we have:
VC = VC 1 = VC 2 (21)








By using the volt-second balance law for Llk1 and Lm and
calculating VC3 with writing Kirchhoff’s Voltage Law (KVL) for





























VC 3 = VC + nKVin (26)







After some math works and simplification, the expressions






2 (1 − D)
(27)
VC 3 = Vin
[
1








As it is seen, the voltage gain provided by Equation (29)
is sufficiently high that the proposed converter can be used
in high step-up applications even without high turns-ratio of
the coupled inductors. Figure 6 shows the voltage gain com-
parison of the proposed converter with converters presented
in [6, 14, 15, 20, 27]. As it is clear, the proposed converter
provides higher voltage gain than the other three references
in [6, 20, 27] while presenting soft switching performance,
low voltage stress and a single magnetic core. Although the
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FIGURE 6 Voltage gain comparison of the proposed converter with
other converters in [6, 14, 15, 20, 27] (n = 1 and k = 1)
FIGURE 7 Voltage stress of the main switch in the proposed converter
compared with converters in [6, 14, 15, 27]
proposed converter has a lower voltage gain than the convert-
ers in [14, 15], it has lower components in comparison to its
counterparts.
Figure 7 illustrates the voltage stress curve of the main
switches versus the duty cycle. With n = 1, the voltage stress
across the main switches is one-sixth of the output voltage
which is very low. In the proposed converter, the voltage
stress of the main switches is halved in comparison to con-
verters in [6, 14, 15, 27]. This allows using low voltage power
switches with small on-resistance that reduces conduction
losses.
In Figure 8 the main switches’ voltage stress is plotted versus
the voltage gain, and also it is compared with that of converters
in [6, 14, 15, 20, 27]. As can be shown, even in higher voltage
conversion ratios, the voltage stress across the power switches
of the proposed converter is lower than the compared convert-
ers. This lets using low-voltage low-priced MOSFETs with small
on-resistance that reduce conduction losses and the overall cir-
cuit price.
FIGURE 8 Voltage stress of the switch versus the voltage gain of the
proposed converter compared with other converters in [6, 14, 15, 20, 27] (n = 1
and k = 1)
3.2 Voltage stress of the semiconductor
elements
As a result of utilizing a passive clamp circuit, the voltage stress
of the main switches S1 and S2 when one of them is off (mode
3) is equal to VC, which is using in Equation (27). This volt-
age stress is sufficiently low and allows us to employ high-
quality MOSFETs with lower on-resistance to reduce conduc-
tion losses in the circuit.
By considering the circuit in mode 5, the voltage stress of
switches S1 and S2, as well as diodes D2 and D4, is achieved as
follows.
VS1,2 = VD2 = VC =
Vin
2 (1 − D)
=
VO
2 (nK + 2)
(30)
Similarly, by doing the KVL and substituting Equation (29) in






Vin (nK + 1)
2 (1 − D)
=
VO (nK + 1)
2 (nK + 2)
(31)
Since the circuit is symmetrical, the voltage stress of
diodes D1 and D5 are the same as Equations (30) and (31)
respectively.
Considering mode 4, the voltage stress of diodes D3 and D6
are the same and equal to:





2 (1 − D)
(32)
For the axillary switch SA, we have:
VSA =
VO (nA − 1 + 2D)
2 (nK + 2) nA
(33)
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FIGURE 9 Prototype of the implemented circuit
3.3 Design of magnetic inductance
The magnetizing inductance can be calculated as below.










Vin is applied across Lm, so:
L =
Vin ∗ (2D − 1)
2 ΔI . f
(36)




equation can be rearranged as below:
L =
(Vin−Vc2)∗ (1 − D)
2ΔI . f
(37)
3.4 Design of capacitors
In this section, the design equations for the capacitors are pro-
vided. The output capacitors, clamp capacitors and the multi-
plier capacitors can be designed by considering the desired rip-
ple voltage as following.









C1 = C2 =
Δt4(ILm + (n + 1) IL2)
f (n + 1) ∗ΔVo
(39)
C3 = C4 =
(1 − D) ILm
f (n + 1) ∗ΔVo
(40)
Where Δt4 is achieved by Equation (11). Also, the snubber





Where Vsw, isw, tr, and tf are the maximum switch voltage and
current and the switch current rise and fall times, respectively.
3.5 Performance comparison
The proposed converter is compared with other high step-up
counterparts and the results are reported in Table 1. Converters
in [8, 9] need only one magnetic core and have the lowest
component count. However, they suffer from higher switch
voltage stress, severe reverse recovery losses, and hard switch-
ing performance. The active clamp converters in [20–23] are
load-dependent and cannot provide soft-switching condition
at specific light loads. Also, although the converter in [20] has
a low number of diodes and use only one magnetic core, it
suffers from low voltage gain, high switch voltage stress, and
does not provide soft-switching condition at light loads. As can
be seen, most of the compared converters utilize more than one
magnetic core, especially converters in [6, 14–16, 18, 21, 22]
that need three or more. In contrast, the proposed converter
employs only one magnetic element, which is an important
feature for the proposed converter. From the component
count point of view, the proposed converter needs relatively
fewer elements, however, converters [14, 15, 18] utilize a large
number of components and have a complex structure. Also,
converters [6, 10, 20] are made up of fewer elements, but their
voltage gain is low, and [6] suffers from a very high switch
voltage stress and reverse recovery losses. Looking at the
switch voltage stress, it can be seen that the proposed converter
endures the lowest voltage stress across its switches, while, con-
verters [6, 8, 9, 13, 16] face a considerably high switch voltage
stress. With a closer look at [10], though it has a fewer number
of elements and a switch voltage stress equal to the proposed
converter, it requires two magnetic cores, has a very low voltage
gain, and suffers from reverse recovery losses. In terms of the
converter cost, it can be observed that the proposed converter
is cheaper than its counterparts. Although the converters in [10,
20–22] are cheaper than the proposed converter, they all have
a lower voltage gain than the proposed converter. In addition,
the converters in [20–22] endure a higher voltage stress across
their power switches and the reverse recovery losses is major in
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MOS, MOSFET; D, Diode; Cap, Capacitor; Win, Winding, LD, Load-dependent, LI, Load-independent, RR, Reverse recovery, C, Continuous, D, Discontinuous, PCWZ*, Proposed
converter without ZVT.
[21]. It should be mentioned that the power switches, especially
the high-voltage ones, are of the pricier elements in power
converters, hence, converters with higher number of power
switches are usually more expensive, as can be seen in [8, 13,
23]. In terms of the input current, the ZVT converters in
[13–15] as well as the proposed converter have discontinued
input current unlike the converters in [6, 10] which increases
the size of the input filter. Although converters in [6, 10] benefit
from continues input current, their voltage gain is equal to the
boost converter. To sum up, although some counterparts have
higher voltage gain or fewer elements, the proposed converter
has established a reasonable compromise between the desired
parameters. Using only one magnetic core, a simple soft-
switching scheme with the least number of components, a wide
range of soft-switching performance, ultra-low switch voltage
stress, reduced reverse recovery losses, and high voltage gain
are the remarkable advantages of the proposed converter. More
importantly, because of the three-level structure and minimized
voltage stress across the circuit elements, low-priced low-
voltage power switches, diodes, and capacitors are employed in
the proposed converter which makes it a cost-effective option
for high voltage gain applications. Also, reducing the number
of power switches, magnetic cores, and windings helps to cut
the price and size. The proposed converter is amongst the ones
that use the highest number of diodes, but it should be noted
that only two of these diodes, D4 and D5, are in the main power
path. In addition, compared with power switches, the cost of
diodes is much cheaper because the average current of diodes
is very low. All these advantages make the proposed converter
a suitable option for applications that need a high voltage
conversion ratio and high efficiency like PV panels and fuel
cells.
3.6 Control circuit performance
The control circuit which is shown in Figure 12 is composed of
four main sections. The first section is a feedback isolator which
is implemented by isolating the output voltage via TL431 and
an optocoupler. The second one is a pulse width modulation
(PWM) controller that adjusts the duty cycle according to
the output voltage based on traditional voltage control. This
stage is implemented using a PWM controller (SG3527 IC)
and produces two pulses with 180 degrees phase shift. The
fourth stage is a monostable IC with the pulse delay circuit to
produce the gate-source voltage of the auxiliary switch with
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FIGURE 10 Experimental waveforms of the implemented prototype at full load. (a) Main switch S1 (b) auxiliary switch Sa (c) diode D1 (d) diode D4 (e) diode
D6
FIGURE 11 Experimental waveforms of the switches at light loads. (a) Main switch S1 (b) auxiliary switch Sa
the desired duty cycle and delay. According to the operating
principles, before turning each of the main switches on, the
auxiliary switch should be turned on with an appropriate
time delay and duty cycle. The gate-source voltage of the
switches is applied by a gate-driver circuit with isolation and
amplification.
4 EXPERIMENTAL RESULTS
To validate the performance of the proposed converter, a lab-
oratory prototype with input voltage 40 V, the output volt-
age of 400 V, and rated power 200 W has been implemented.
Figure 9 and Table 2 provide the photograph and important
parameters of the implemented prototype, respectively. Exper-
imental results of the proposed converter are illustrated in Fig-
ure 10. Current and voltage waveforms of the main and auxiliary
switches in light load are shown in Figure 11b. As can be seen
in Figure 10, the drain-source voltage of S1 is about 70 V which
is less than a quarter of the output voltage. It allows choosing
low-voltage switches with small on-resistance that leads to effi-
ciency improvement. Moreover, at the turn-on instant of S1, the
switch current ids1 is negative which shows ZVS performance of
S1 that removes switching losses. Also, ZVS turn-off of S1 can
FIGURE 12 Experimental Control circuit of the proposed converter
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TABLE 2 Parameters of the implemented prototype
Parameter value
Input voltage Vin 40 V
Output voltage Vo 400 V
Output power Po 200 W
Switching frequency fs 50 kHz
Main switches S1 and S2 IRF3710
Auxiliary switch SA IRF3710
Diodes D1, D2, D3, D6 and DA BYV32
Diodes D4 and D5 MUR460
Magnetizing inductance Lm 200 µH
Primary-side leakage inductance Llk1 3 µH
Turns ratios of n2/n1 and n3/n1 1
Turns ratios of nA/n1 0.4
Clamp capacitors C1 and C2 4.7 µF/100 V
Snubber capacitors Cs1 and Cs2 2 nF/100 V
Switched capacitors C3 and C4 4.7 µF/250 V
Output capacitors CO1 and CO2 22 µF/250 V
be observed which is due to Cs1. S2 has an identical condition
as S1. As shown in Figure 10, the maximum voltage across Sa is
about 90 V which is much lower than the 400 V output voltage.
Besides, as it is observed in Figure 10, Sa turns on under ZCS
because of the series leakage inductance and turns off under
ZVZCS condition. The voltage and current waveforms of D1 is
shown in Figure 10. The maximum reverse voltage across D1 is
about 120 V. As can be seen through iD1, D1 turns on and off
under ZCS condition. In Figure 10, the maximum voltage across
D3 is about 50 V which is much lower than the output volt-
age. The ZCS turn-on and turn-off performance of D3 can be
observed in this figure. The current and voltage waveforms of
D4 can be observed in Figure 10. The maximum voltage across
D4 is about 140 V and D4 turns on and off in a ZCS man-
ner. As it is observed, all diodes endure low voltage stress and
have ZCS turn-off performance. These two factors both help
decrease their associated reverse recovery losses dramatically
and improve efficiency. The low voltage stress across diodes also
makes it able to choose low-voltage high-quality diodes with
lower recovery times. As illustrated, not only the voltage stress
of the switches is limited, but also their operation is under zero
voltage condition. To show the soft-switching operation of the
converter at light loads, the voltage and current of switches at
40 W output power are illustrated in Figure 11. Just like the full-
load condition, the soft-switching is achieved for all switches at
light loads. Since the operation of switch S2 is the same as S1, it
is not shown in the figures.
The circuit components are analysed separately in terms of
power loss at both full load and light load (%20 of the nominal
load) condition for the proposed converter and converters in
[14, 15] (Figure 13). Only the important components includ-
ing the power switches, diodes, and inductors are considered
and the rest of the losses associated with the gate driver and
FIGURE 13 Loss distribution of the proposed converter in comparison
with converters in [14, 15] at full-load (first rows) and light-load (second rows)
capacitors are aggregated in the chart bar named “Others”.
A-Diodes for the proposed converter stands for Auxiliary
diodes which are D1, D2, D3, D6, and DA, and M-Diodes
denote the main diodes which are D4 and D5. As Figure 13
shows, the conduction losses of the main switches and diodes
have the highest share of total losses. Besides, though there are
seven diodes used in the proposed converter, only two of them,
D4, and D5, are within the main power path, and as the chart
shows, the total power dissipations of all the auxiliary diodes
are a little higher than the main diodes. The main advantage of
the proposed converter is that the voltage stress of the switches
is half of the other converters in [14, 15], which results in
lower conduction losses and higher total efficiency. In Table 3
the conduction losses of components in the nominal load are
calculated. As expected, the conduction losses of the main
switches are dominant, and apart from the main switches, more
power is dissipated by the main diodes D4 and D5 than the
other elements. It should also be noted that the reason for the
difference between SA loss values reported in Figure 13 and
Table 3 is that Eoss loss associated with SA is not calculated in
Table 3 and it is included in power loss analysis reported in
Figure 13.
The efficiency of the proposed converter shown in Fig-
ure 14 is achieved using PSpice simulation software along
with the experimental measurement and is compared to
some of its counterparts. Note that, IRF3710 (VDS = 100 V,
Rds(on) = 23 mΩ) is utilized for the main and the auxiliary switch
of the proposed converter. Also, for switches of converters in
[14, 15], IRL640A (VDS = 200 V, Rds(on) = 180 mΩ) is used,
due to having higher voltage stress. The results are illustrated
in Figure 14. As can be seen the proposed converter has the
highest full-load efficiency which is %97.4 for the simulation
and %97.2 for the experimental measurement at 200 W output
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Main switches S1,2 0.023 6.44 2×0.95
Auxiliary switch SA 0.023 1.29 0.038
Inductor LA 0.01 1.29 0.016
Inductor L1 0.012 5.6 0.37








Diode D1,2 0.71 0.5 2×0.35
Diode D3,6 0.71 0.5 2×0.35
Diode D4,5 0.71 0.5 2×0.35
Diode DA 0.71 0.3 0.21
Total 4.7
FIGURE 14 Efficiency of the proposed converter in comparison with
other converters in [14, 15]
power. In addition, there is no considerable efficiency drop at
light loads thanks to its ZVT soft-switching circuit, which are
%97 and %96.5 for the simulation and experimental measure-
ments, respectively. Although the converter presented in [14]
has also a high efficiency at a wide range of output loads, its
efficiency is lower than the proposed converter at full loads
due to higher conduction loss of the main switches and large
number of semiconductor elements. The converter in [15] not
only have a remarkably lower full-load efficiency but also its
efficiency dramatically drops at light loads. Another disadvan-
tage of the converter in [15] is that it needs two auxiliary power
MOSFET to achieve soft switching which more degrades the
efficiency.
5 CONCLUSION
Here, a new single-core soft-switching high step-up three-level
converter with a passive clamp circuit was introduced. All semi-
conductor elements have soft switching performance. The volt-
age stress across the main switches S1 and S2 along with the
auxiliary switch SA is less than a quarter of 400 V output voltage.
The proposed circuit topology is suitable for high step-up appli-
cations and has some advantages such as reduced size because
of using only one magnetic core, high efficiency as a result of
utilizing soft-switching techniques, low voltage stresses across
the semiconductor elements, absorption and recycling of leak-
age inductance energy, and low conduction loss since three-level
structure enables using MOSFETs with low drain-to-source on-
resistance. The coupled inductors and switched capacitors are
integrated to achieve high step-up voltage gain. The secondary
and tertiary leakage inductances of the coupled inductors also
reduce the reverse recovery problem of the output diodes which
improves the circuit performance.
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